1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
|
/* -*- Mode: C++; tab-width: 8; indent-tabs-mode: nil; c-basic-offset: 4 -*-
* vim: set ts=8 sts=4 et sw=4 tw=99:
* This Source Code Form is subject to the terms of the Mozilla Public
* License, v. 2.0. If a copy of the MPL was not distributed with this
* file, You can obtain one at http://mozilla.org/MPL/2.0/. */
#ifndef jit_LIR_h
#define jit_LIR_h
// This file declares the core data structures for LIR: storage allocations for
// inputs and outputs, as well as the interface instructions must conform to.
#include "mozilla/Array.h"
#include "jit/Bailouts.h"
#include "jit/FixedList.h"
#include "jit/InlineList.h"
#include "jit/JitAllocPolicy.h"
#include "jit/LOpcodes.h"
#include "jit/MIR.h"
#include "jit/MIRGraph.h"
#include "jit/Registers.h"
#include "jit/Safepoints.h"
namespace js {
namespace jit {
class LUse;
class LGeneralReg;
class LFloatReg;
class LStackSlot;
class LArgument;
class LConstantIndex;
class MBasicBlock;
class MIRGenerator;
static const uint32_t VREG_INCREMENT = 1;
static const uint32_t THIS_FRAME_ARGSLOT = 0;
#if defined(JS_NUNBOX32)
# define BOX_PIECES 2
static const uint32_t VREG_TYPE_OFFSET = 0;
static const uint32_t VREG_DATA_OFFSET = 1;
static const uint32_t TYPE_INDEX = 0;
static const uint32_t PAYLOAD_INDEX = 1;
static const uint32_t INT64LOW_INDEX = 0;
static const uint32_t INT64HIGH_INDEX = 1;
#elif defined(JS_PUNBOX64)
# define BOX_PIECES 1
#else
# error "Unknown!"
#endif
static const uint32_t INT64_PIECES = sizeof(int64_t) / sizeof(uintptr_t);
// Represents storage for an operand. For constants, the pointer is tagged
// with a single bit, and the untagged pointer is a pointer to a Value.
class LAllocation : public TempObject
{
uintptr_t bits_;
// 3 bits gives us enough for an interesting set of Kinds and also fits
// within the alignment bits of pointers to Value, which are always
// 8-byte aligned.
static const uintptr_t KIND_BITS = 3;
static const uintptr_t KIND_SHIFT = 0;
static const uintptr_t KIND_MASK = (1 << KIND_BITS) - 1;
protected:
static const uintptr_t DATA_BITS = (sizeof(uint32_t) * 8) - KIND_BITS;
static const uintptr_t DATA_SHIFT = KIND_SHIFT + KIND_BITS;
public:
enum Kind {
CONSTANT_VALUE, // MConstant*.
CONSTANT_INDEX, // Constant arbitrary index.
USE, // Use of a virtual register, with physical allocation policy.
GPR, // General purpose register.
FPU, // Floating-point register.
STACK_SLOT, // Stack slot.
ARGUMENT_SLOT // Argument slot.
};
static const uintptr_t DATA_MASK = (1 << DATA_BITS) - 1;
protected:
uint32_t data() const {
return uint32_t(bits_) >> DATA_SHIFT;
}
void setData(uint32_t data) {
MOZ_ASSERT(data <= DATA_MASK);
bits_ &= ~(DATA_MASK << DATA_SHIFT);
bits_ |= (data << DATA_SHIFT);
}
void setKindAndData(Kind kind, uint32_t data) {
MOZ_ASSERT(data <= DATA_MASK);
bits_ = (uint32_t(kind) << KIND_SHIFT) | data << DATA_SHIFT;
}
LAllocation(Kind kind, uint32_t data) {
setKindAndData(kind, data);
}
explicit LAllocation(Kind kind) {
setKindAndData(kind, 0);
}
public:
LAllocation() : bits_(0)
{
MOZ_ASSERT(isBogus());
}
// The MConstant pointer must have its low bits cleared.
explicit LAllocation(const MConstant* c) {
MOZ_ASSERT(c);
bits_ = uintptr_t(c);
MOZ_ASSERT((bits_ & (KIND_MASK << KIND_SHIFT)) == 0);
bits_ |= CONSTANT_VALUE << KIND_SHIFT;
}
inline explicit LAllocation(AnyRegister reg);
Kind kind() const {
return (Kind)((bits_ >> KIND_SHIFT) & KIND_MASK);
}
bool isBogus() const {
return bits_ == 0;
}
bool isUse() const {
return kind() == USE;
}
bool isConstant() const {
return isConstantValue() || isConstantIndex();
}
bool isConstantValue() const {
return kind() == CONSTANT_VALUE;
}
bool isConstantIndex() const {
return kind() == CONSTANT_INDEX;
}
bool isGeneralReg() const {
return kind() == GPR;
}
bool isFloatReg() const {
return kind() == FPU;
}
bool isStackSlot() const {
return kind() == STACK_SLOT;
}
bool isArgument() const {
return kind() == ARGUMENT_SLOT;
}
bool isRegister() const {
return isGeneralReg() || isFloatReg();
}
bool isRegister(bool needFloat) const {
return needFloat ? isFloatReg() : isGeneralReg();
}
bool isMemory() const {
return isStackSlot() || isArgument();
}
inline uint32_t memorySlot() const;
inline LUse* toUse();
inline const LUse* toUse() const;
inline const LGeneralReg* toGeneralReg() const;
inline const LFloatReg* toFloatReg() const;
inline const LStackSlot* toStackSlot() const;
inline const LArgument* toArgument() const;
inline const LConstantIndex* toConstantIndex() const;
inline AnyRegister toRegister() const;
const MConstant* toConstant() const {
MOZ_ASSERT(isConstantValue());
return reinterpret_cast<const MConstant*>(bits_ & ~(KIND_MASK << KIND_SHIFT));
}
bool operator ==(const LAllocation& other) const {
return bits_ == other.bits_;
}
bool operator !=(const LAllocation& other) const {
return bits_ != other.bits_;
}
HashNumber hash() const {
return bits_;
}
UniqueChars toString() const;
bool aliases(const LAllocation& other) const;
void dump() const;
};
class LUse : public LAllocation
{
static const uint32_t POLICY_BITS = 3;
static const uint32_t POLICY_SHIFT = 0;
static const uint32_t POLICY_MASK = (1 << POLICY_BITS) - 1;
static const uint32_t REG_BITS = 6;
static const uint32_t REG_SHIFT = POLICY_SHIFT + POLICY_BITS;
static const uint32_t REG_MASK = (1 << REG_BITS) - 1;
// Whether the physical register for this operand may be reused for a def.
static const uint32_t USED_AT_START_BITS = 1;
static const uint32_t USED_AT_START_SHIFT = REG_SHIFT + REG_BITS;
static const uint32_t USED_AT_START_MASK = (1 << USED_AT_START_BITS) - 1;
public:
// Virtual registers get the remaining 19 bits.
static const uint32_t VREG_BITS = DATA_BITS - (USED_AT_START_SHIFT + USED_AT_START_BITS);
static const uint32_t VREG_SHIFT = USED_AT_START_SHIFT + USED_AT_START_BITS;
static const uint32_t VREG_MASK = (1 << VREG_BITS) - 1;
enum Policy {
// Input should be in a read-only register or stack slot.
ANY,
// Input must be in a read-only register.
REGISTER,
// Input must be in a specific, read-only register.
FIXED,
// Keep the used virtual register alive, and use whatever allocation is
// available. This is similar to ANY but hints to the register allocator
// that it is never useful to optimize this site.
KEEPALIVE,
// For snapshot inputs, indicates that the associated instruction will
// write this input to its output register before bailing out.
// The register allocator may thus allocate that output register, and
// does not need to keep the virtual register alive (alternatively,
// this may be treated as KEEPALIVE).
RECOVERED_INPUT
};
void set(Policy policy, uint32_t reg, bool usedAtStart) {
setKindAndData(USE, (policy << POLICY_SHIFT) |
(reg << REG_SHIFT) |
((usedAtStart ? 1 : 0) << USED_AT_START_SHIFT));
}
public:
LUse(uint32_t vreg, Policy policy, bool usedAtStart = false) {
set(policy, 0, usedAtStart);
setVirtualRegister(vreg);
}
explicit LUse(Policy policy, bool usedAtStart = false) {
set(policy, 0, usedAtStart);
}
explicit LUse(Register reg, bool usedAtStart = false) {
set(FIXED, reg.code(), usedAtStart);
}
explicit LUse(FloatRegister reg, bool usedAtStart = false) {
set(FIXED, reg.code(), usedAtStart);
}
LUse(Register reg, uint32_t virtualRegister, bool usedAtStart = false) {
set(FIXED, reg.code(), usedAtStart);
setVirtualRegister(virtualRegister);
}
LUse(FloatRegister reg, uint32_t virtualRegister, bool usedAtStart = false) {
set(FIXED, reg.code(), usedAtStart);
setVirtualRegister(virtualRegister);
}
void setVirtualRegister(uint32_t index) {
MOZ_ASSERT(index < VREG_MASK);
uint32_t old = data() & ~(VREG_MASK << VREG_SHIFT);
setData(old | (index << VREG_SHIFT));
}
Policy policy() const {
Policy policy = (Policy)((data() >> POLICY_SHIFT) & POLICY_MASK);
return policy;
}
uint32_t virtualRegister() const {
uint32_t index = (data() >> VREG_SHIFT) & VREG_MASK;
MOZ_ASSERT(index != 0);
return index;
}
uint32_t registerCode() const {
MOZ_ASSERT(policy() == FIXED);
return (data() >> REG_SHIFT) & REG_MASK;
}
bool isFixedRegister() const {
return policy() == FIXED;
}
bool usedAtStart() const {
return !!((data() >> USED_AT_START_SHIFT) & USED_AT_START_MASK);
}
};
static const uint32_t MAX_VIRTUAL_REGISTERS = LUse::VREG_MASK;
class LBoxAllocation
{
#ifdef JS_NUNBOX32
LAllocation type_;
LAllocation payload_;
#else
LAllocation value_;
#endif
public:
#ifdef JS_NUNBOX32
LBoxAllocation(LAllocation type, LAllocation payload) : type_(type), payload_(payload) {}
LAllocation type() const { return type_; }
LAllocation payload() const { return payload_; }
#else
explicit LBoxAllocation(LAllocation value) : value_(value) {}
LAllocation value() const { return value_; }
#endif
};
template<class ValT>
class LInt64Value
{
#if JS_BITS_PER_WORD == 32
ValT high_;
ValT low_;
#else
ValT value_;
#endif
public:
#if JS_BITS_PER_WORD == 32
LInt64Value(ValT high, ValT low) : high_(high), low_(low) {}
ValT high() const { return high_; }
ValT low() const { return low_; }
#else
explicit LInt64Value(ValT value) : value_(value) {}
ValT value() const { return value_; }
#endif
};
using LInt64Allocation = LInt64Value<LAllocation>;
class LGeneralReg : public LAllocation
{
public:
explicit LGeneralReg(Register reg)
: LAllocation(GPR, reg.code())
{ }
Register reg() const {
return Register::FromCode(data());
}
};
class LFloatReg : public LAllocation
{
public:
explicit LFloatReg(FloatRegister reg)
: LAllocation(FPU, reg.code())
{ }
FloatRegister reg() const {
return FloatRegister::FromCode(data());
}
};
// Arbitrary constant index.
class LConstantIndex : public LAllocation
{
explicit LConstantIndex(uint32_t index)
: LAllocation(CONSTANT_INDEX, index)
{ }
public:
static LConstantIndex FromIndex(uint32_t index) {
return LConstantIndex(index);
}
uint32_t index() const {
return data();
}
};
// Stack slots are indices into the stack. The indices are byte indices.
class LStackSlot : public LAllocation
{
public:
explicit LStackSlot(uint32_t slot)
: LAllocation(STACK_SLOT, slot)
{ }
uint32_t slot() const {
return data();
}
};
// Arguments are reverse indices into the stack. The indices are byte indices.
class LArgument : public LAllocation
{
public:
explicit LArgument(uint32_t index)
: LAllocation(ARGUMENT_SLOT, index)
{ }
uint32_t index() const {
return data();
}
};
inline uint32_t
LAllocation::memorySlot() const
{
MOZ_ASSERT(isMemory());
return isStackSlot() ? toStackSlot()->slot() : toArgument()->index();
}
// Represents storage for a definition.
class LDefinition
{
// Bits containing policy, type, and virtual register.
uint32_t bits_;
// Before register allocation, this optionally contains a fixed policy.
// Register allocation assigns this field to a physical policy if none is
// fixed.
//
// Right now, pre-allocated outputs are limited to the following:
// * Physical argument stack slots.
// * Physical registers.
LAllocation output_;
static const uint32_t TYPE_BITS = 4;
static const uint32_t TYPE_SHIFT = 0;
static const uint32_t TYPE_MASK = (1 << TYPE_BITS) - 1;
static const uint32_t POLICY_BITS = 2;
static const uint32_t POLICY_SHIFT = TYPE_SHIFT + TYPE_BITS;
static const uint32_t POLICY_MASK = (1 << POLICY_BITS) - 1;
static const uint32_t VREG_BITS = (sizeof(uint32_t) * 8) - (POLICY_BITS + TYPE_BITS);
static const uint32_t VREG_SHIFT = POLICY_SHIFT + POLICY_BITS;
static const uint32_t VREG_MASK = (1 << VREG_BITS) - 1;
public:
// Note that definitions, by default, are always allocated a register,
// unless the policy specifies that an input can be re-used and that input
// is a stack slot.
enum Policy {
// The policy is predetermined by the LAllocation attached to this
// definition. The allocation may be:
// * A register, which may not appear as any fixed temporary.
// * A stack slot or argument.
//
// Register allocation will not modify a fixed allocation.
FIXED,
// A random register of an appropriate class will be assigned.
REGISTER,
// One definition per instruction must re-use the first input
// allocation, which (for now) must be a register.
MUST_REUSE_INPUT
};
// This should be kept in sync with LIR.cpp's TypeChars.
enum Type {
GENERAL, // Generic, integer or pointer-width data (GPR).
INT32, // int32 data (GPR).
OBJECT, // Pointer that may be collected as garbage (GPR).
SLOTS, // Slots/elements pointer that may be moved by minor GCs (GPR).
FLOAT32, // 32-bit floating-point value (FPU).
DOUBLE, // 64-bit floating-point value (FPU).
SIMD128INT, // 128-bit SIMD integer vector (FPU).
SIMD128FLOAT, // 128-bit SIMD floating point vector (FPU).
SINCOS,
#ifdef JS_NUNBOX32
// A type virtual register must be followed by a payload virtual
// register, as both will be tracked as a single gcthing.
TYPE,
PAYLOAD
#else
BOX // Joined box, for punbox systems. (GPR, gcthing)
#endif
};
void set(uint32_t index, Type type, Policy policy) {
JS_STATIC_ASSERT(MAX_VIRTUAL_REGISTERS <= VREG_MASK);
bits_ = (index << VREG_SHIFT) | (policy << POLICY_SHIFT) | (type << TYPE_SHIFT);
MOZ_ASSERT_IF(!SupportsSimd, !isSimdType());
}
public:
LDefinition(uint32_t index, Type type, Policy policy = REGISTER) {
set(index, type, policy);
}
explicit LDefinition(Type type, Policy policy = REGISTER) {
set(0, type, policy);
}
LDefinition(Type type, const LAllocation& a)
: output_(a)
{
set(0, type, FIXED);
}
LDefinition(uint32_t index, Type type, const LAllocation& a)
: output_(a)
{
set(index, type, FIXED);
}
LDefinition() : bits_(0)
{
MOZ_ASSERT(isBogusTemp());
}
static LDefinition BogusTemp() {
return LDefinition();
}
Policy policy() const {
return (Policy)((bits_ >> POLICY_SHIFT) & POLICY_MASK);
}
Type type() const {
return (Type)((bits_ >> TYPE_SHIFT) & TYPE_MASK);
}
bool isSimdType() const {
return type() == SIMD128INT || type() == SIMD128FLOAT;
}
bool isCompatibleReg(const AnyRegister& r) const {
if (isFloatReg() && r.isFloat()) {
if (type() == FLOAT32)
return r.fpu().isSingle();
if (type() == DOUBLE)
return r.fpu().isDouble();
if (isSimdType())
return r.fpu().isSimd128();
MOZ_CRASH("Unexpected MDefinition type");
}
return !isFloatReg() && !r.isFloat();
}
bool isCompatibleDef(const LDefinition& other) const {
#if defined(JS_CODEGEN_ARM) || defined(JS_CODEGEN_MIPS32)
if (isFloatReg() && other.isFloatReg())
return type() == other.type();
return !isFloatReg() && !other.isFloatReg();
#else
return isFloatReg() == other.isFloatReg();
#endif
}
bool isFloatReg() const {
return type() == FLOAT32 || type() == DOUBLE || isSimdType();
}
uint32_t virtualRegister() const {
uint32_t index = (bits_ >> VREG_SHIFT) & VREG_MASK;
//MOZ_ASSERT(index != 0);
return index;
}
LAllocation* output() {
return &output_;
}
const LAllocation* output() const {
return &output_;
}
bool isFixed() const {
return policy() == FIXED;
}
bool isBogusTemp() const {
return isFixed() && output()->isBogus();
}
void setVirtualRegister(uint32_t index) {
MOZ_ASSERT(index < VREG_MASK);
bits_ &= ~(VREG_MASK << VREG_SHIFT);
bits_ |= index << VREG_SHIFT;
}
void setOutput(const LAllocation& a) {
output_ = a;
if (!a.isUse()) {
bits_ &= ~(POLICY_MASK << POLICY_SHIFT);
bits_ |= FIXED << POLICY_SHIFT;
}
}
void setReusedInput(uint32_t operand) {
output_ = LConstantIndex::FromIndex(operand);
}
uint32_t getReusedInput() const {
MOZ_ASSERT(policy() == LDefinition::MUST_REUSE_INPUT);
return output_.toConstantIndex()->index();
}
static inline Type TypeFrom(MIRType type) {
switch (type) {
case MIRType::Boolean:
case MIRType::Int32:
// The stack slot allocator doesn't currently support allocating
// 1-byte slots, so for now we lower MIRType::Boolean into INT32.
static_assert(sizeof(bool) <= sizeof(int32_t), "bool doesn't fit in an int32 slot");
return LDefinition::INT32;
case MIRType::String:
case MIRType::Symbol:
case MIRType::Object:
case MIRType::ObjectOrNull:
return LDefinition::OBJECT;
case MIRType::Double:
return LDefinition::DOUBLE;
case MIRType::Float32:
return LDefinition::FLOAT32;
#if defined(JS_PUNBOX64)
case MIRType::Value:
return LDefinition::BOX;
#endif
case MIRType::SinCosDouble:
return LDefinition::SINCOS;
case MIRType::Slots:
case MIRType::Elements:
return LDefinition::SLOTS;
case MIRType::Pointer:
return LDefinition::GENERAL;
#if defined(JS_PUNBOX64)
case MIRType::Int64:
return LDefinition::GENERAL;
#endif
case MIRType::Int8x16:
case MIRType::Int16x8:
case MIRType::Int32x4:
case MIRType::Bool8x16:
case MIRType::Bool16x8:
case MIRType::Bool32x4:
return LDefinition::SIMD128INT;
case MIRType::Float32x4:
return LDefinition::SIMD128FLOAT;
default:
MOZ_CRASH("unexpected type");
}
}
UniqueChars toString() const;
void dump() const;
};
using LInt64Definition = LInt64Value<LDefinition>;
// Forward declarations of LIR types.
#define LIROP(op) class L##op;
LIR_OPCODE_LIST(LIROP)
#undef LIROP
class LSnapshot;
class LSafepoint;
class LInstruction;
class LElementVisitor;
// The common base class for LPhi and LInstruction.
class LNode
{
uint32_t id_;
LBlock* block_;
protected:
MDefinition* mir_;
public:
LNode()
: id_(0),
block_(nullptr),
mir_(nullptr)
{ }
enum Opcode {
# define LIROP(name) LOp_##name,
LIR_OPCODE_LIST(LIROP)
# undef LIROP
LOp_Invalid
};
const char* opName() {
switch (op()) {
# define LIR_NAME_INS(name) \
case LOp_##name: return #name;
LIR_OPCODE_LIST(LIR_NAME_INS)
# undef LIR_NAME_INS
default:
return "Invalid";
}
}
// Hook for opcodes to add extra high level detail about what code will be
// emitted for the op.
virtual const char* extraName() const {
return nullptr;
}
virtual Opcode op() const = 0;
bool isInstruction() const {
return op() != LOp_Phi;
}
inline LInstruction* toInstruction();
inline const LInstruction* toInstruction() const;
// Returns the number of outputs of this instruction. If an output is
// unallocated, it is an LDefinition, defining a virtual register.
virtual size_t numDefs() const = 0;
virtual LDefinition* getDef(size_t index) = 0;
virtual void setDef(size_t index, const LDefinition& def) = 0;
// Returns information about operands.
virtual size_t numOperands() const = 0;
virtual LAllocation* getOperand(size_t index) = 0;
virtual void setOperand(size_t index, const LAllocation& a) = 0;
// Returns information about temporary registers needed. Each temporary
// register is an LDefinition with a fixed or virtual register and
// either GENERAL, FLOAT32, or DOUBLE type.
virtual size_t numTemps() const = 0;
virtual LDefinition* getTemp(size_t index) = 0;
virtual void setTemp(size_t index, const LDefinition& a) = 0;
// Returns the number of successors of this instruction, if it is a control
// transfer instruction, or zero otherwise.
virtual size_t numSuccessors() const = 0;
virtual MBasicBlock* getSuccessor(size_t i) const = 0;
virtual void setSuccessor(size_t i, MBasicBlock* successor) = 0;
virtual bool isCall() const {
return false;
}
// Does this call preserve the given register?
// By default, it is assumed that all registers are clobbered by a call.
virtual bool isCallPreserved(AnyRegister reg) const {
return false;
}
uint32_t id() const {
return id_;
}
void setId(uint32_t id) {
MOZ_ASSERT(!id_);
MOZ_ASSERT(id);
id_ = id;
}
void setMir(MDefinition* mir) {
mir_ = mir;
}
MDefinition* mirRaw() const {
/* Untyped MIR for this op. Prefer mir() methods in subclasses. */
return mir_;
}
LBlock* block() const {
return block_;
}
void setBlock(LBlock* block) {
block_ = block;
}
// For an instruction which has a MUST_REUSE_INPUT output, whether that
// output register will be restored to its original value when bailing out.
virtual bool recoversInput() const {
return false;
}
virtual void dump(GenericPrinter& out);
void dump();
static void printName(GenericPrinter& out, Opcode op);
virtual void printName(GenericPrinter& out);
virtual void printOperands(GenericPrinter& out);
public:
// Opcode testing and casts.
# define LIROP(name) \
bool is##name() const { \
return op() == LOp_##name; \
} \
inline L##name* to##name(); \
inline const L##name* to##name() const;
LIR_OPCODE_LIST(LIROP)
# undef LIROP
virtual void accept(LElementVisitor* visitor) = 0;
#define LIR_HEADER(opcode) \
Opcode op() const { \
return LInstruction::LOp_##opcode; \
} \
void accept(LElementVisitor* visitor) { \
visitor->setElement(this); \
visitor->visit##opcode(this); \
}
};
class LInstruction
: public LNode
, public TempObject
, public InlineListNode<LInstruction>
{
// This snapshot could be set after a ResumePoint. It is used to restart
// from the resume point pc.
LSnapshot* snapshot_;
// Structure capturing the set of stack slots and registers which are known
// to hold either gcthings or Values.
LSafepoint* safepoint_;
LMoveGroup* inputMoves_;
LMoveGroup* fixReuseMoves_;
LMoveGroup* movesAfter_;
protected:
LInstruction()
: snapshot_(nullptr),
safepoint_(nullptr),
inputMoves_(nullptr),
fixReuseMoves_(nullptr),
movesAfter_(nullptr)
{ }
public:
LSnapshot* snapshot() const {
return snapshot_;
}
LSafepoint* safepoint() const {
return safepoint_;
}
LMoveGroup* inputMoves() const {
return inputMoves_;
}
void setInputMoves(LMoveGroup* moves) {
inputMoves_ = moves;
}
LMoveGroup* fixReuseMoves() const {
return fixReuseMoves_;
}
void setFixReuseMoves(LMoveGroup* moves) {
fixReuseMoves_ = moves;
}
LMoveGroup* movesAfter() const {
return movesAfter_;
}
void setMovesAfter(LMoveGroup* moves) {
movesAfter_ = moves;
}
void assignSnapshot(LSnapshot* snapshot);
void initSafepoint(TempAllocator& alloc);
class InputIterator;
};
LInstruction*
LNode::toInstruction()
{
MOZ_ASSERT(isInstruction());
return static_cast<LInstruction*>(this);
}
const LInstruction*
LNode::toInstruction() const
{
MOZ_ASSERT(isInstruction());
return static_cast<const LInstruction*>(this);
}
class LElementVisitor
{
LNode* ins_;
protected:
jsbytecode* lastPC_;
jsbytecode* lastNotInlinedPC_;
LNode* instruction() {
return ins_;
}
public:
void setElement(LNode* ins) {
ins_ = ins;
if (ins->mirRaw()) {
lastPC_ = ins->mirRaw()->trackedPc();
if (ins->mirRaw()->trackedTree())
lastNotInlinedPC_ = ins->mirRaw()->profilerLeavePc();
}
}
LElementVisitor()
: ins_(nullptr),
lastPC_(nullptr),
lastNotInlinedPC_(nullptr)
{}
public:
#define VISIT_INS(op) virtual void visit##op(L##op*) { MOZ_CRASH("NYI: " #op); }
LIR_OPCODE_LIST(VISIT_INS)
#undef VISIT_INS
};
typedef InlineList<LInstruction>::iterator LInstructionIterator;
typedef InlineList<LInstruction>::reverse_iterator LInstructionReverseIterator;
class MPhi;
// Phi is a pseudo-instruction that emits no code, and is an annotation for the
// register allocator. Like its equivalent in MIR, phis are collected at the
// top of blocks and are meant to be executed in parallel, choosing the input
// corresponding to the predecessor taken in the control flow graph.
class LPhi final : public LNode
{
LAllocation* const inputs_;
LDefinition def_;
public:
LIR_HEADER(Phi)
LPhi(MPhi* ins, LAllocation* inputs)
: inputs_(inputs)
{
setMir(ins);
}
size_t numDefs() const {
return 1;
}
LDefinition* getDef(size_t index) {
MOZ_ASSERT(index == 0);
return &def_;
}
void setDef(size_t index, const LDefinition& def) {
MOZ_ASSERT(index == 0);
def_ = def;
}
size_t numOperands() const {
return mir_->toPhi()->numOperands();
}
LAllocation* getOperand(size_t index) {
MOZ_ASSERT(index < numOperands());
return &inputs_[index];
}
void setOperand(size_t index, const LAllocation& a) {
MOZ_ASSERT(index < numOperands());
inputs_[index] = a;
}
size_t numTemps() const {
return 0;
}
LDefinition* getTemp(size_t index) {
MOZ_CRASH("no temps");
}
void setTemp(size_t index, const LDefinition& temp) {
MOZ_CRASH("no temps");
}
size_t numSuccessors() const {
return 0;
}
MBasicBlock* getSuccessor(size_t i) const {
MOZ_CRASH("no successors");
}
void setSuccessor(size_t i, MBasicBlock*) {
MOZ_CRASH("no successors");
}
};
class LMoveGroup;
class LBlock
{
MBasicBlock* block_;
FixedList<LPhi> phis_;
InlineList<LInstruction> instructions_;
LMoveGroup* entryMoveGroup_;
LMoveGroup* exitMoveGroup_;
Label label_;
public:
explicit LBlock(MBasicBlock* block);
MOZ_MUST_USE bool init(TempAllocator& alloc);
void add(LInstruction* ins) {
ins->setBlock(this);
instructions_.pushBack(ins);
}
size_t numPhis() const {
return phis_.length();
}
LPhi* getPhi(size_t index) {
return &phis_[index];
}
const LPhi* getPhi(size_t index) const {
return &phis_[index];
}
MBasicBlock* mir() const {
return block_;
}
LInstructionIterator begin() {
return instructions_.begin();
}
LInstructionIterator begin(LInstruction* at) {
return instructions_.begin(at);
}
LInstructionIterator end() {
return instructions_.end();
}
LInstructionReverseIterator rbegin() {
return instructions_.rbegin();
}
LInstructionReverseIterator rbegin(LInstruction* at) {
return instructions_.rbegin(at);
}
LInstructionReverseIterator rend() {
return instructions_.rend();
}
InlineList<LInstruction>& instructions() {
return instructions_;
}
void insertAfter(LInstruction* at, LInstruction* ins) {
instructions_.insertAfter(at, ins);
}
void insertBefore(LInstruction* at, LInstruction* ins) {
instructions_.insertBefore(at, ins);
}
const LNode* firstElementWithId() const {
return !phis_.empty()
? static_cast<const LNode*>(getPhi(0))
: firstInstructionWithId();
}
uint32_t firstId() const {
return firstElementWithId()->id();
}
uint32_t lastId() const {
return lastInstructionWithId()->id();
}
const LInstruction* firstInstructionWithId() const;
const LInstruction* lastInstructionWithId() const {
const LInstruction* last = *instructions_.rbegin();
MOZ_ASSERT(last->id());
// The last instruction is a control flow instruction which does not have
// any output.
MOZ_ASSERT(last->numDefs() == 0);
return last;
}
// Return the label to branch to when branching to this block.
Label* label() {
MOZ_ASSERT(!isTrivial());
return &label_;
}
LMoveGroup* getEntryMoveGroup(TempAllocator& alloc);
LMoveGroup* getExitMoveGroup(TempAllocator& alloc);
// Test whether this basic block is empty except for a simple goto, and
// which is not forming a loop. No code will be emitted for such blocks.
bool isTrivial() {
return begin()->isGoto() && !mir()->isLoopHeader();
}
void dump(GenericPrinter& out);
void dump();
};
namespace details {
template <size_t Defs, size_t Temps>
class LInstructionFixedDefsTempsHelper : public LInstruction
{
mozilla::Array<LDefinition, Defs> defs_;
mozilla::Array<LDefinition, Temps> temps_;
public:
size_t numDefs() const final override {
return Defs;
}
LDefinition* getDef(size_t index) final override {
return &defs_[index];
}
size_t numTemps() const final override {
return Temps;
}
LDefinition* getTemp(size_t index) final override {
return &temps_[index];
}
void setDef(size_t index, const LDefinition& def) final override {
defs_[index] = def;
}
void setTemp(size_t index, const LDefinition& a) final override {
temps_[index] = a;
}
void setInt64Temp(size_t index, const LInt64Definition& a) {
#if JS_BITS_PER_WORD == 32
temps_[index] = a.low();
temps_[index + 1] = a.high();
#else
temps_[index] = a.value();
#endif
}
size_t numSuccessors() const override {
return 0;
}
MBasicBlock* getSuccessor(size_t i) const override {
MOZ_ASSERT(false);
return nullptr;
}
void setSuccessor(size_t i, MBasicBlock* successor) override {
MOZ_ASSERT(false);
}
// Default accessors, assuming a single input and output, respectively.
const LAllocation* input() {
MOZ_ASSERT(numOperands() == 1);
return getOperand(0);
}
const LDefinition* output() {
MOZ_ASSERT(numDefs() == 1);
return getDef(0);
}
};
} // namespace details
template <size_t Defs, size_t Operands, size_t Temps>
class LInstructionHelper : public details::LInstructionFixedDefsTempsHelper<Defs, Temps>
{
mozilla::Array<LAllocation, Operands> operands_;
public:
size_t numOperands() const final override {
return Operands;
}
LAllocation* getOperand(size_t index) final override {
return &operands_[index];
}
void setOperand(size_t index, const LAllocation& a) final override {
operands_[index] = a;
}
void setBoxOperand(size_t index, const LBoxAllocation& alloc) {
#ifdef JS_NUNBOX32
operands_[index + TYPE_INDEX] = alloc.type();
operands_[index + PAYLOAD_INDEX] = alloc.payload();
#else
operands_[index] = alloc.value();
#endif
}
void setInt64Operand(size_t index, const LInt64Allocation& alloc) {
#if JS_BITS_PER_WORD == 32
operands_[index + INT64LOW_INDEX] = alloc.low();
operands_[index + INT64HIGH_INDEX] = alloc.high();
#else
operands_[index] = alloc.value();
#endif
}
const LInt64Allocation getInt64Operand(size_t offset) {
#if JS_BITS_PER_WORD == 32
return LInt64Allocation(operands_[offset + INT64HIGH_INDEX],
operands_[offset + INT64LOW_INDEX]);
#else
return LInt64Allocation(operands_[offset]);
#endif
}
};
template<size_t Defs, size_t Temps>
class LVariadicInstruction : public details::LInstructionFixedDefsTempsHelper<Defs, Temps>
{
FixedList<LAllocation> operands_;
public:
MOZ_MUST_USE bool init(TempAllocator& alloc, size_t length) {
return operands_.init(alloc, length);
}
size_t numOperands() const final override {
return operands_.length();
}
LAllocation* getOperand(size_t index) final override {
return &operands_[index];
}
void setOperand(size_t index, const LAllocation& a) final override {
operands_[index] = a;
}
};
template <size_t Defs, size_t Operands, size_t Temps>
class LCallInstructionHelper : public LInstructionHelper<Defs, Operands, Temps>
{
public:
virtual bool isCall() const {
return true;
}
};
class LRecoverInfo : public TempObject
{
public:
typedef Vector<MNode*, 2, JitAllocPolicy> Instructions;
private:
// List of instructions needed to recover the stack frames.
// Outer frames are stored before inner frames.
Instructions instructions_;
// Cached offset where this resume point is encoded.
RecoverOffset recoverOffset_;
explicit LRecoverInfo(TempAllocator& alloc);
MOZ_MUST_USE bool init(MResumePoint* mir);
// Fill the instruction vector such as all instructions needed for the
// recovery are pushed before the current instruction.
MOZ_MUST_USE bool appendOperands(MNode* ins);
MOZ_MUST_USE bool appendDefinition(MDefinition* def);
MOZ_MUST_USE bool appendResumePoint(MResumePoint* rp);
public:
static LRecoverInfo* New(MIRGenerator* gen, MResumePoint* mir);
// Resume point of the inner most function.
MResumePoint* mir() const {
return instructions_.back()->toResumePoint();
}
RecoverOffset recoverOffset() const {
return recoverOffset_;
}
void setRecoverOffset(RecoverOffset offset) {
MOZ_ASSERT(recoverOffset_ == INVALID_RECOVER_OFFSET);
recoverOffset_ = offset;
}
MNode** begin() {
return instructions_.begin();
}
MNode** end() {
return instructions_.end();
}
size_t numInstructions() const {
return instructions_.length();
}
class OperandIter
{
private:
MNode** it_;
MNode** end_;
size_t op_;
public:
explicit OperandIter(LRecoverInfo* recoverInfo)
: it_(recoverInfo->begin()), end_(recoverInfo->end()), op_(0)
{
settle();
}
void settle() {
while ((*it_)->numOperands() == 0) {
++it_;
op_ = 0;
}
}
MDefinition* operator*() {
return (*it_)->getOperand(op_);
}
MDefinition* operator ->() {
return (*it_)->getOperand(op_);
}
OperandIter& operator ++() {
++op_;
if (op_ == (*it_)->numOperands()) {
op_ = 0;
++it_;
}
if (!*this)
settle();
return *this;
}
explicit operator bool() const {
return it_ == end_;
}
#ifdef DEBUG
bool canOptimizeOutIfUnused();
#endif
};
};
// An LSnapshot is the reflection of an MResumePoint in LIR. Unlike MResumePoints,
// they cannot be shared, as they are filled in by the register allocator in
// order to capture the precise low-level stack state in between an
// instruction's input and output. During code generation, LSnapshots are
// compressed and saved in the compiled script.
class LSnapshot : public TempObject
{
private:
uint32_t numSlots_;
LAllocation* slots_;
LRecoverInfo* recoverInfo_;
SnapshotOffset snapshotOffset_;
BailoutId bailoutId_;
BailoutKind bailoutKind_;
LSnapshot(LRecoverInfo* recover, BailoutKind kind);
MOZ_MUST_USE bool init(MIRGenerator* gen);
public:
static LSnapshot* New(MIRGenerator* gen, LRecoverInfo* recover, BailoutKind kind);
size_t numEntries() const {
return numSlots_;
}
size_t numSlots() const {
return numSlots_ / BOX_PIECES;
}
LAllocation* payloadOfSlot(size_t i) {
MOZ_ASSERT(i < numSlots());
size_t entryIndex = (i * BOX_PIECES) + (BOX_PIECES - 1);
return getEntry(entryIndex);
}
#ifdef JS_NUNBOX32
LAllocation* typeOfSlot(size_t i) {
MOZ_ASSERT(i < numSlots());
size_t entryIndex = (i * BOX_PIECES) + (BOX_PIECES - 2);
return getEntry(entryIndex);
}
#endif
LAllocation* getEntry(size_t i) {
MOZ_ASSERT(i < numSlots_);
return &slots_[i];
}
void setEntry(size_t i, const LAllocation& alloc) {
MOZ_ASSERT(i < numSlots_);
slots_[i] = alloc;
}
LRecoverInfo* recoverInfo() const {
return recoverInfo_;
}
MResumePoint* mir() const {
return recoverInfo()->mir();
}
SnapshotOffset snapshotOffset() const {
return snapshotOffset_;
}
BailoutId bailoutId() const {
return bailoutId_;
}
void setSnapshotOffset(SnapshotOffset offset) {
MOZ_ASSERT(snapshotOffset_ == INVALID_SNAPSHOT_OFFSET);
snapshotOffset_ = offset;
}
void setBailoutId(BailoutId id) {
MOZ_ASSERT(bailoutId_ == INVALID_BAILOUT_ID);
bailoutId_ = id;
}
BailoutKind bailoutKind() const {
return bailoutKind_;
}
void rewriteRecoveredInput(LUse input);
};
struct SafepointSlotEntry {
// Flag indicating whether this is a slot in the stack or argument space.
uint32_t stack:1;
// Byte offset of the slot, as in LStackSlot or LArgument.
uint32_t slot:31;
SafepointSlotEntry() { }
SafepointSlotEntry(bool stack, uint32_t slot)
: stack(stack), slot(slot)
{ }
explicit SafepointSlotEntry(const LAllocation* a)
: stack(a->isStackSlot()), slot(a->memorySlot())
{ }
};
struct SafepointNunboxEntry {
uint32_t typeVreg;
LAllocation type;
LAllocation payload;
SafepointNunboxEntry() { }
SafepointNunboxEntry(uint32_t typeVreg, LAllocation type, LAllocation payload)
: typeVreg(typeVreg), type(type), payload(payload)
{ }
};
class LSafepoint : public TempObject
{
typedef SafepointSlotEntry SlotEntry;
typedef SafepointNunboxEntry NunboxEntry;
public:
typedef Vector<SlotEntry, 0, JitAllocPolicy> SlotList;
typedef Vector<NunboxEntry, 0, JitAllocPolicy> NunboxList;
private:
// The information in a safepoint describes the registers and gc related
// values that are live at the start of the associated instruction.
// The set of registers which are live at an OOL call made within the
// instruction. This includes any registers for inputs which are not
// use-at-start, any registers for temps, and any registers live after the
// call except outputs of the instruction.
//
// For call instructions, the live regs are empty. Call instructions may
// have register inputs or temporaries, which will *not* be in the live
// registers: if passed to the call, the values passed will be marked via
// MarkJitExitFrame, and no registers can be live after the instruction
// except its outputs.
LiveRegisterSet liveRegs_;
// The subset of liveRegs which contains gcthing pointers.
LiveGeneralRegisterSet gcRegs_;
#ifdef CHECK_OSIPOINT_REGISTERS
// Clobbered regs of the current instruction. This set is never written to
// the safepoint; it's only used by assertions during compilation.
LiveRegisterSet clobberedRegs_;
#endif
// Offset to a position in the safepoint stream, or
// INVALID_SAFEPOINT_OFFSET.
uint32_t safepointOffset_;
// Assembler buffer displacement to OSI point's call location.
uint32_t osiCallPointOffset_;
// List of slots which have gcthing pointers.
SlotList gcSlots_;
// List of slots which have Values.
SlotList valueSlots_;
#ifdef JS_NUNBOX32
// List of registers (in liveRegs) and slots which contain pieces of Values.
NunboxList nunboxParts_;
#elif JS_PUNBOX64
// The subset of liveRegs which have Values.
LiveGeneralRegisterSet valueRegs_;
#endif
// The subset of liveRegs which contains pointers to slots/elements.
LiveGeneralRegisterSet slotsOrElementsRegs_;
// List of slots which have slots/elements pointers.
SlotList slotsOrElementsSlots_;
public:
void assertInvariants() {
// Every register in valueRegs and gcRegs should also be in liveRegs.
#ifndef JS_NUNBOX32
MOZ_ASSERT((valueRegs().bits() & ~liveRegs().gprs().bits()) == 0);
#endif
MOZ_ASSERT((gcRegs().bits() & ~liveRegs().gprs().bits()) == 0);
}
explicit LSafepoint(TempAllocator& alloc)
: safepointOffset_(INVALID_SAFEPOINT_OFFSET)
, osiCallPointOffset_(0)
, gcSlots_(alloc)
, valueSlots_(alloc)
#ifdef JS_NUNBOX32
, nunboxParts_(alloc)
#endif
, slotsOrElementsSlots_(alloc)
{
assertInvariants();
}
void addLiveRegister(AnyRegister reg) {
liveRegs_.addUnchecked(reg);
assertInvariants();
}
const LiveRegisterSet& liveRegs() const {
return liveRegs_;
}
#ifdef CHECK_OSIPOINT_REGISTERS
void addClobberedRegister(AnyRegister reg) {
clobberedRegs_.addUnchecked(reg);
assertInvariants();
}
const LiveRegisterSet& clobberedRegs() const {
return clobberedRegs_;
}
#endif
void addGcRegister(Register reg) {
gcRegs_.addUnchecked(reg);
assertInvariants();
}
LiveGeneralRegisterSet gcRegs() const {
return gcRegs_;
}
MOZ_MUST_USE bool addGcSlot(bool stack, uint32_t slot) {
bool result = gcSlots_.append(SlotEntry(stack, slot));
if (result)
assertInvariants();
return result;
}
SlotList& gcSlots() {
return gcSlots_;
}
SlotList& slotsOrElementsSlots() {
return slotsOrElementsSlots_;
}
LiveGeneralRegisterSet slotsOrElementsRegs() const {
return slotsOrElementsRegs_;
}
void addSlotsOrElementsRegister(Register reg) {
slotsOrElementsRegs_.addUnchecked(reg);
assertInvariants();
}
MOZ_MUST_USE bool addSlotsOrElementsSlot(bool stack, uint32_t slot) {
bool result = slotsOrElementsSlots_.append(SlotEntry(stack, slot));
if (result)
assertInvariants();
return result;
}
MOZ_MUST_USE bool addSlotsOrElementsPointer(LAllocation alloc) {
if (alloc.isMemory())
return addSlotsOrElementsSlot(alloc.isStackSlot(), alloc.memorySlot());
MOZ_ASSERT(alloc.isRegister());
addSlotsOrElementsRegister(alloc.toRegister().gpr());
assertInvariants();
return true;
}
bool hasSlotsOrElementsPointer(LAllocation alloc) const {
if (alloc.isRegister())
return slotsOrElementsRegs().has(alloc.toRegister().gpr());
for (size_t i = 0; i < slotsOrElementsSlots_.length(); i++) {
const SlotEntry& entry = slotsOrElementsSlots_[i];
if (entry.stack == alloc.isStackSlot() && entry.slot == alloc.memorySlot())
return true;
}
return false;
}
MOZ_MUST_USE bool addGcPointer(LAllocation alloc) {
if (alloc.isMemory())
return addGcSlot(alloc.isStackSlot(), alloc.memorySlot());
if (alloc.isRegister())
addGcRegister(alloc.toRegister().gpr());
assertInvariants();
return true;
}
bool hasGcPointer(LAllocation alloc) const {
if (alloc.isRegister())
return gcRegs().has(alloc.toRegister().gpr());
MOZ_ASSERT(alloc.isMemory());
for (size_t i = 0; i < gcSlots_.length(); i++) {
if (gcSlots_[i].stack == alloc.isStackSlot() && gcSlots_[i].slot == alloc.memorySlot())
return true;
}
return false;
}
MOZ_MUST_USE bool addValueSlot(bool stack, uint32_t slot) {
bool result = valueSlots_.append(SlotEntry(stack, slot));
if (result)
assertInvariants();
return result;
}
SlotList& valueSlots() {
return valueSlots_;
}
bool hasValueSlot(bool stack, uint32_t slot) const {
for (size_t i = 0; i < valueSlots_.length(); i++) {
if (valueSlots_[i].stack == stack && valueSlots_[i].slot == slot)
return true;
}
return false;
}
#ifdef JS_NUNBOX32
MOZ_MUST_USE bool addNunboxParts(uint32_t typeVreg, LAllocation type, LAllocation payload) {
bool result = nunboxParts_.append(NunboxEntry(typeVreg, type, payload));
if (result)
assertInvariants();
return result;
}
MOZ_MUST_USE bool addNunboxType(uint32_t typeVreg, LAllocation type) {
for (size_t i = 0; i < nunboxParts_.length(); i++) {
if (nunboxParts_[i].type == type)
return true;
if (nunboxParts_[i].type == LUse(typeVreg, LUse::ANY)) {
nunboxParts_[i].type = type;
return true;
}
}
// vregs for nunbox pairs are adjacent, with the type coming first.
uint32_t payloadVreg = typeVreg + 1;
bool result = nunboxParts_.append(NunboxEntry(typeVreg, type, LUse(payloadVreg, LUse::ANY)));
if (result)
assertInvariants();
return result;
}
MOZ_MUST_USE bool addNunboxPayload(uint32_t payloadVreg, LAllocation payload) {
for (size_t i = 0; i < nunboxParts_.length(); i++) {
if (nunboxParts_[i].payload == payload)
return true;
if (nunboxParts_[i].payload == LUse(payloadVreg, LUse::ANY)) {
nunboxParts_[i].payload = payload;
return true;
}
}
// vregs for nunbox pairs are adjacent, with the type coming first.
uint32_t typeVreg = payloadVreg - 1;
bool result = nunboxParts_.append(NunboxEntry(typeVreg, LUse(typeVreg, LUse::ANY), payload));
if (result)
assertInvariants();
return result;
}
LAllocation findTypeAllocation(uint32_t typeVreg) {
// Look for some allocation for the specified type vreg, to go with a
// partial nunbox entry for the payload. Note that we don't need to
// look at the value slots in the safepoint, as these aren't used by
// register allocators which add partial nunbox entries.
for (size_t i = 0; i < nunboxParts_.length(); i++) {
if (nunboxParts_[i].typeVreg == typeVreg && !nunboxParts_[i].type.isUse())
return nunboxParts_[i].type;
}
return LUse(typeVreg, LUse::ANY);
}
#ifdef DEBUG
bool hasNunboxPayload(LAllocation payload) const {
if (payload.isMemory() && hasValueSlot(payload.isStackSlot(), payload.memorySlot()))
return true;
for (size_t i = 0; i < nunboxParts_.length(); i++) {
if (nunboxParts_[i].payload == payload)
return true;
}
return false;
}
#endif
NunboxList& nunboxParts() {
return nunboxParts_;
}
#elif JS_PUNBOX64
void addValueRegister(Register reg) {
valueRegs_.add(reg);
assertInvariants();
}
LiveGeneralRegisterSet valueRegs() const {
return valueRegs_;
}
MOZ_MUST_USE bool addBoxedValue(LAllocation alloc) {
if (alloc.isRegister()) {
Register reg = alloc.toRegister().gpr();
if (!valueRegs().has(reg))
addValueRegister(reg);
return true;
}
if (hasValueSlot(alloc.isStackSlot(), alloc.memorySlot()))
return true;
return addValueSlot(alloc.isStackSlot(), alloc.memorySlot());
}
bool hasBoxedValue(LAllocation alloc) const {
if (alloc.isRegister())
return valueRegs().has(alloc.toRegister().gpr());
return hasValueSlot(alloc.isStackSlot(), alloc.memorySlot());
}
#endif // JS_PUNBOX64
bool encoded() const {
return safepointOffset_ != INVALID_SAFEPOINT_OFFSET;
}
uint32_t offset() const {
MOZ_ASSERT(encoded());
return safepointOffset_;
}
void setOffset(uint32_t offset) {
safepointOffset_ = offset;
}
uint32_t osiReturnPointOffset() const {
// In general, pointer arithmetic on code is bad, but in this case,
// getting the return address from a call instruction, stepping over pools
// would be wrong.
return osiCallPointOffset_ + Assembler::PatchWrite_NearCallSize();
}
uint32_t osiCallPointOffset() const {
return osiCallPointOffset_;
}
void setOsiCallPointOffset(uint32_t osiCallPointOffset) {
MOZ_ASSERT(!osiCallPointOffset_);
osiCallPointOffset_ = osiCallPointOffset;
}
};
class LInstruction::InputIterator
{
private:
LInstruction& ins_;
size_t idx_;
bool snapshot_;
void handleOperandsEnd() {
// Iterate on the snapshot when iteration over all operands is done.
if (!snapshot_ && idx_ == ins_.numOperands() && ins_.snapshot()) {
idx_ = 0;
snapshot_ = true;
}
}
public:
explicit InputIterator(LInstruction& ins) :
ins_(ins),
idx_(0),
snapshot_(false)
{
handleOperandsEnd();
}
bool more() const {
if (snapshot_)
return idx_ < ins_.snapshot()->numEntries();
if (idx_ < ins_.numOperands())
return true;
if (ins_.snapshot() && ins_.snapshot()->numEntries())
return true;
return false;
}
bool isSnapshotInput() const {
return snapshot_;
}
void next() {
MOZ_ASSERT(more());
idx_++;
handleOperandsEnd();
}
void replace(const LAllocation& alloc) {
if (snapshot_)
ins_.snapshot()->setEntry(idx_, alloc);
else
ins_.setOperand(idx_, alloc);
}
LAllocation* operator*() const {
if (snapshot_)
return ins_.snapshot()->getEntry(idx_);
return ins_.getOperand(idx_);
}
LAllocation* operator ->() const {
return **this;
}
};
class LIRGraph
{
struct ValueHasher
{
typedef Value Lookup;
static HashNumber hash(const Value& v) {
return HashNumber(v.asRawBits());
}
static bool match(const Value& lhs, const Value& rhs) {
return lhs == rhs;
}
};
FixedList<LBlock> blocks_;
Vector<Value, 0, JitAllocPolicy> constantPool_;
typedef HashMap<Value, uint32_t, ValueHasher, JitAllocPolicy> ConstantPoolMap;
ConstantPoolMap constantPoolMap_;
Vector<LInstruction*, 0, JitAllocPolicy> safepoints_;
Vector<LInstruction*, 0, JitAllocPolicy> nonCallSafepoints_;
uint32_t numVirtualRegisters_;
uint32_t numInstructions_;
// Number of stack slots needed for local spills.
uint32_t localSlotCount_;
// Number of stack slots needed for argument construction for calls.
uint32_t argumentSlotCount_;
// Snapshot taken before any LIR has been lowered.
LSnapshot* entrySnapshot_;
MIRGraph& mir_;
public:
explicit LIRGraph(MIRGraph* mir);
MOZ_MUST_USE bool init() {
return constantPoolMap_.init() && blocks_.init(mir_.alloc(), mir_.numBlocks());
}
MIRGraph& mir() const {
return mir_;
}
size_t numBlocks() const {
return blocks_.length();
}
LBlock* getBlock(size_t i) {
return &blocks_[i];
}
uint32_t numBlockIds() const {
return mir_.numBlockIds();
}
MOZ_MUST_USE bool initBlock(MBasicBlock* mir) {
auto* block = &blocks_[mir->id()];
auto* lir = new (block) LBlock(mir);
return lir->init(mir_.alloc());
}
uint32_t getVirtualRegister() {
numVirtualRegisters_ += VREG_INCREMENT;
return numVirtualRegisters_;
}
uint32_t numVirtualRegisters() const {
// Virtual registers are 1-based, not 0-based, so add one as a
// convenience for 0-based arrays.
return numVirtualRegisters_ + 1;
}
uint32_t getInstructionId() {
return numInstructions_++;
}
uint32_t numInstructions() const {
return numInstructions_;
}
void setLocalSlotCount(uint32_t localSlotCount) {
localSlotCount_ = localSlotCount;
}
uint32_t localSlotCount() const {
return localSlotCount_;
}
// Return the localSlotCount() value rounded up so that it satisfies the
// platform stack alignment requirement, and so that it's a multiple of
// the number of slots per Value.
uint32_t paddedLocalSlotCount() const {
// Round to JitStackAlignment, and implicitly to sizeof(Value) as
// JitStackAlignment is a multiple of sizeof(Value). These alignments
// are needed for spilling SIMD registers properly, and for
// StackOffsetOfPassedArg which rounds argument slots to 8-byte
// boundaries.
return AlignBytes(localSlotCount(), JitStackAlignment);
}
size_t paddedLocalSlotsSize() const {
return paddedLocalSlotCount();
}
void setArgumentSlotCount(uint32_t argumentSlotCount) {
argumentSlotCount_ = argumentSlotCount;
}
uint32_t argumentSlotCount() const {
return argumentSlotCount_;
}
size_t argumentsSize() const {
return argumentSlotCount() * sizeof(Value);
}
uint32_t totalSlotCount() const {
return paddedLocalSlotCount() + argumentsSize();
}
MOZ_MUST_USE bool addConstantToPool(const Value& v, uint32_t* index);
size_t numConstants() const {
return constantPool_.length();
}
Value* constantPool() {
return &constantPool_[0];
}
void setEntrySnapshot(LSnapshot* snapshot) {
MOZ_ASSERT(!entrySnapshot_);
entrySnapshot_ = snapshot;
}
LSnapshot* entrySnapshot() const {
MOZ_ASSERT(entrySnapshot_);
return entrySnapshot_;
}
bool noteNeedsSafepoint(LInstruction* ins);
size_t numNonCallSafepoints() const {
return nonCallSafepoints_.length();
}
LInstruction* getNonCallSafepoint(size_t i) const {
return nonCallSafepoints_[i];
}
size_t numSafepoints() const {
return safepoints_.length();
}
LInstruction* getSafepoint(size_t i) const {
return safepoints_[i];
}
void dump(GenericPrinter& out);
void dump();
};
LAllocation::LAllocation(AnyRegister reg)
{
if (reg.isFloat())
*this = LFloatReg(reg.fpu());
else
*this = LGeneralReg(reg.gpr());
}
AnyRegister
LAllocation::toRegister() const
{
MOZ_ASSERT(isRegister());
if (isFloatReg())
return AnyRegister(toFloatReg()->reg());
return AnyRegister(toGeneralReg()->reg());
}
} // namespace jit
} // namespace js
#include "jit/shared/LIR-shared.h"
#if defined(JS_CODEGEN_X86) || defined(JS_CODEGEN_X64)
# if defined(JS_CODEGEN_X86)
# include "jit/x86/LIR-x86.h"
# elif defined(JS_CODEGEN_X64)
# include "jit/x64/LIR-x64.h"
# endif
# include "jit/x86-shared/LIR-x86-shared.h"
#elif defined(JS_CODEGEN_ARM)
# include "jit/arm/LIR-arm.h"
#elif defined(JS_CODEGEN_ARM64)
# include "jit/arm64/LIR-arm64.h"
#elif defined(JS_CODEGEN_MIPS32) || defined(JS_CODEGEN_MIPS64)
# if defined(JS_CODEGEN_MIPS32)
# include "jit/mips32/LIR-mips32.h"
# elif defined(JS_CODEGEN_MIPS64)
# include "jit/mips64/LIR-mips64.h"
# endif
# include "jit/mips-shared/LIR-mips-shared.h"
#elif defined(JS_CODEGEN_NONE)
# include "jit/none/LIR-none.h"
#else
# error "Unknown architecture!"
#endif
#undef LIR_HEADER
namespace js {
namespace jit {
#define LIROP(name) \
L##name* LNode::to##name() \
{ \
MOZ_ASSERT(is##name()); \
return static_cast<L##name*>(this); \
} \
const L##name* LNode::to##name() const \
{ \
MOZ_ASSERT(is##name()); \
return static_cast<const L##name*>(this); \
}
LIR_OPCODE_LIST(LIROP)
#undef LIROP
#define LALLOC_CAST(type) \
L##type* LAllocation::to##type() { \
MOZ_ASSERT(is##type()); \
return static_cast<L##type*>(this); \
}
#define LALLOC_CONST_CAST(type) \
const L##type* LAllocation::to##type() const { \
MOZ_ASSERT(is##type()); \
return static_cast<const L##type*>(this); \
}
LALLOC_CAST(Use)
LALLOC_CONST_CAST(Use)
LALLOC_CONST_CAST(GeneralReg)
LALLOC_CONST_CAST(FloatReg)
LALLOC_CONST_CAST(StackSlot)
LALLOC_CONST_CAST(Argument)
LALLOC_CONST_CAST(ConstantIndex)
#undef LALLOC_CAST
#ifdef JS_NUNBOX32
static inline signed
OffsetToOtherHalfOfNunbox(LDefinition::Type type)
{
MOZ_ASSERT(type == LDefinition::TYPE || type == LDefinition::PAYLOAD);
signed offset = (type == LDefinition::TYPE)
? PAYLOAD_INDEX - TYPE_INDEX
: TYPE_INDEX - PAYLOAD_INDEX;
return offset;
}
static inline void
AssertTypesFormANunbox(LDefinition::Type type1, LDefinition::Type type2)
{
MOZ_ASSERT((type1 == LDefinition::TYPE && type2 == LDefinition::PAYLOAD) ||
(type2 == LDefinition::TYPE && type1 == LDefinition::PAYLOAD));
}
static inline unsigned
OffsetOfNunboxSlot(LDefinition::Type type)
{
if (type == LDefinition::PAYLOAD)
return NUNBOX32_PAYLOAD_OFFSET;
return NUNBOX32_TYPE_OFFSET;
}
// Note that stack indexes for LStackSlot are modelled backwards, so a
// double-sized slot starting at 2 has its next word at 1, *not* 3.
static inline unsigned
BaseOfNunboxSlot(LDefinition::Type type, unsigned slot)
{
if (type == LDefinition::PAYLOAD)
return slot + NUNBOX32_PAYLOAD_OFFSET;
return slot + NUNBOX32_TYPE_OFFSET;
}
#endif
} // namespace jit
} // namespace js
#endif /* jit_LIR_h */
|